summaryrefslogtreecommitdiff
AgeCommit message (Collapse)AuthorFilesLines
2022-01-26build: provide a "LAKS" defineKarl Palsson1-1/+2
maybe you're doing something wrong, or maybe you're doing something so so right. Hand people a salmon and let them make that decision. Signed-off-by: Karl Palsson <karlp@tweak.net.au>
2022-01-26stm32wb: cal: add Flash UID64Karl Palsson1-0/+8
At least the constants to get started. Note that RM0434r8 says that 0x27 is for revision "B" but rev9 says it's not revision "X" (Presumably B nomenclature has been dropped?)
2022-01-26stm32wb: exti: initial registersKarl Palsson5-0/+61
Basic registers to start with, a lot of commonality, but extra registers on the WB. Signed-off-by <karlp@tweak.net.au>
2022-01-26stm32wb: wpan/ipcc/hsem: initial registersKarl Palsson6-0/+88
Not sure if "wpan" is the right directory for them, but they didn't feel like they warranted their own directory each. Signed-off-by: Karl Palsson <karlp@tweak.net.au>
2022-01-26stm32wb: pwr: initial registersKarl Palsson5-0/+70
No helpers, just the register map. Signed-off-by: Karl Palsson <karlp@tweak.net.au>
2022-01-26platforms/stm32/wb: sort existing peripheralsKarl Palsson3-15/+15
Makes merging and diffing easier later.
2022-01-26rcc: stm32wb: add remaining regs and max speed helperKarl Palsson3-11/+105
Max speed on WB is 32MHz HSE to 64MHz PLL. Must ensure that CPU2 doesn't exceed 32MHz though. Adds the remaining RCC registers and bits as well. Most of these are not useful, as you can't really/meaningfully deliver software to CPU2, but some of them are used/required by the ST provided WPAN middleware. Signed-off-by: Karl Palsson <karlp@etactica.com> Signed-off-by: Karl Palsson <karlp@tweak.net.au>
2022-01-26cal: basic temp/vrefint constsKarl Palsson1-0/+24
No API, just pointers to the calibration data and their associated constants.
2022-01-26debug: add overload for writing floats to stimulus portsKarl Palsson1-0/+9
Overload all the things! Signed-off-by: Karl Palsson <karlp@etactica.com>
2022-01-26cortex-debug: support itm blocking for char tooKarl Palsson1-0/+8
less end user casting, more back end c++ magic
2022-01-26cortex-debug: add blocking ITM helpers.Karl Palsson1-0/+26
Sometimes you really would like to slow things down to get trace out.
2022-01-26stm32f3: add ADC1/2 and ADC3/4 convencience aliasesKarl Palsson1-0/+4
So you don't always have to refer to ADC12 or ADC34
2022-01-26stm32wb: use ADC_COMMON1 for consistent namingKarl Palsson1-1/+1
2022-01-26stm32_rcc: allow aliases for enables.Karl Palsson5-222/+222
By flipping the name/number definition, we can define aliases such as ADC and ADC1, or FMC/FSMC for the same bits, making it easier to have code that both matches reference manuals, and also code that matches between lines. runtime tested on WB, compile tested on F3. Signed-off-by: Karl Palsson <karlp@etactica.com>
2022-01-26gdb/rblog: fix python3 compatibilityKarl Palsson1-2/+2
At least use print as a function so it can be imported without breaking Signed-off-by: Karl Palsson <karlp@etactica.com>
2022-01-26flash: convert to new styleKarl Palsson11-26/+77
2022-01-20adc: stm32f3: expand and verifyKarl Palsson2-4/+10
Working with dma and timers. This preserves the somewhat dubious decision that ADC clock for F1 and F3 should be 12Mhz. It can always be overridden later.
2022-01-20platforms: stm32f3: make functionalKarl Palsson3-7/+237
Sufficient for blinking leds. Not much else tested yet. Signed-off-by: Karl Palsson <karlp@etactica.com>
2021-09-17gpio: stm32: default to v2Karl Palsson6-34/+5
v2 is for everyone except f1, so avoid the yaml spam. Signed-off-by: Karl Palsson <karlp@etactica.com>
2021-09-16gpio: Generate instances from platform spec.Vegard Storheil Eriksen12-250/+391
2021-09-16adc: stm32wb: add old styleKarl Palsson1-1/+10
ADC has not been converted to new style, so leveraging legacy f3 code for now. Signed-off-by: Karl Palsson <karlp@etactica.com>
2021-09-16gpio: stm32wb: add base addresses to platformKarl Palsson1-0/+12
This is not hooked up to anything yet, but would be where the GPIOs get connected if they are converted to new style. There's no reason to pull this commit by itself though!
2021-09-16gpio: stm32wb: old style: add basic supportKarl Palsson1-0/+6
gpio hasn't (yet) been converted to new style. Signed-off-by: Karl Palsson <karlp@etactica.com>
2021-09-16flash: stm32wb: oldstyle: add register map and basic initKarl Palsson2-0/+31
Flash hasn't yet been ported to new style. Signed-off-by: Karl Palsson <karlp@tweak.net.au>
2021-09-16timer: stm32: default to v1Karl Palsson5-29/+3
"All" parts so far have the v1 timer api, so default to that, but allow overriding, instead of requiring it to be specified every time. Signed-off-by: Karl Palsson <karlp@etactica.com>
2021-09-16timer: add extra registers found on some newer partsKarl Palsson1-0/+6
Compatible with existing parts, these are extended option and input selection registers at the end. Found on some Gx, Ux and Wx parts so far. Signed-off-by: Karl Palsson <karlp@etactica.com>
2021-09-16timer: convert to new style and add WBKarl Palsson9-47/+151
Stub f1 and f3 platform files have been added to preserve the collected timer base addresses, even though those platforms aren't actually supported in laks yet. Signed-off-by: Karl Palsson <karlp@etactica.com>
2021-09-16dma: convert to new style, add DMAMUXKarl Palsson8-60/+125
DMAMUX is a channel/source muxer available on L4+,L5,H7,G0,G4,WB and WL parts. Signed-of-by: Karl Palsson <karlp@etactica.com>
2021-09-16uart: Add PRESC register on extended v2Karl Palsson1-0/+1
L4+, G0, G4, WB and the "newer" parts use the usart-v2 registers, but add a new register at the end. Simply make it available for all v2 implementations. Signed-off-by: Karl Palsson <karlp@etactica.com>
2021-09-16rcc: Fix enable register access for devices with multiple registers for the ↵Vegard Storheil Eriksen2-2/+2
same bus.
2021-09-16platforms: add stm32wbKarl Palsson3-0/+211
Basic RCC and memory map support. Signed-off-by: Karl Palsson <karlp@etactica.com>
2021-09-16ITM: allow varisized accessKarl Palsson1-1/+5
save that trace bandwidth baby
2021-09-16cortex_m: debug: basic ITM/DWT/TPIU stubs.Karl Palsson1-0/+41
Sourced from zyp on irc. Maybe not the best or most permanent name, but saves dropping it into every project. Signed-off-by: Karl Palsson <karlp@etactica.com>
2021-09-16rcc: include a static file with function prototypesKarl Palsson2-0/+7
Authors modifying rcc.cpp should add their protos here as desired. Signed-off-by: Karl Palsson <karlp@tweak.net.au>
2021-09-16generators: clearly mark generated filesKarl Palsson6-0/+14
This makes it easier for end users to see where files have come from. Signed-off-by: Karl Palsson <karlp@tweak.net.au>
2021-09-16gdb: mmio: document how to call functionsKarl Palsson1-0/+3
Because I can never remember it.
2021-09-15async: Add coroutine tasks and scheduler.Vegard Storheil Eriksen1-0/+163
2021-09-15async: Add generic coroutine type.Vegard Storheil Eriksen1-0/+107
2021-09-15platforms: Add initial RISC-V/GD32V support.Vegard Storheil Eriksen11-0/+304
2021-09-15platforms: Improve STM32F42x support.Vegard Storheil Eriksen2-2/+9
2021-09-15build: Build with -fdata-sections.Vegard Storheil Eriksen1-2/+2
2021-09-15platforms: Add initial STM32F7 support.Vegard Storheil Eriksen3-5/+251
2021-09-15gdb_plugins: Add $mmio_ptr function.Vegard Storheil Eriksen1-0/+26
2021-09-15.gitignore: Ignore generated files.Vegard Storheil Eriksen2-13/+13
2021-09-15uart: Generate instances from platform spec.Vegard Storheil Eriksen6-59/+70
2021-09-14interrupt: Generate interrupt.h.Vegard Storheil Eriksen1-0/+2
2021-01-26rcc: Generate enables from platform spec.Vegard Storheil Eriksen7-473/+287
2021-01-22ld_scripts: Remove obsolete linker scripts.Vegard Storheil Eriksen15-169/+64
2021-01-22os: Remove old threading code.Vegard Storheil Eriksen6-75/+2
2021-01-22interrupt: Refactor to be more flexible.Vegard Storheil Eriksen8-195/+207
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-11 08:06:29 +0100