summaryrefslogtreecommitdiff
path: root/adc
AgeCommit message (Collapse)AuthorFilesLines
2022-09-10stm32g4: Add OPAMP.Vegard Storheil Eriksen2-0/+32
2022-07-28stm32_adc: Rename common blocks to ADC12 and ADC345 respectively.Vegard Storheil Eriksen2-12/+13
2022-07-27adc: convert to new styleKarl Palsson3-58/+68
Converted the old STM32 headers to new style and copied offsets to platform data. Signed-off-by: Karl Palsson <karlp@tweak.net.au>
2022-04-16stm32f7: Add more peripherals.Vegard Storheil Eriksen1-0/+4
2022-01-26stm32wb: use ADC_COMMON1 for consistent namingKarl Palsson1-1/+1
2022-01-20adc: stm32f3: expand and verifyKarl Palsson1-1/+3
Working with dma and timers. This preserves the somewhat dubious decision that ADC clock for F1 and F3 should be 12Mhz. It can always be overridden later.
2021-09-16adc: stm32wb: add old styleKarl Palsson1-1/+10
ADC has not been converted to new style, so leveraging legacy f3 code for now. Signed-off-by: Karl Palsson <karlp@etactica.com>
2014-12-21Added F3 ADC definition.Vegard Storheil Eriksen1-0/+51
2012-09-05Added ADC register definition.Vegard Storheil Eriksen1-0/+37