summaryrefslogtreecommitdiff
path: root/rcc/rcc_reg.h
AgeCommit message (Collapse)AuthorFilesLines
2023-05-01stm32g0b1: Add initial support.Vegard Storheil Eriksen1-0/+27
2022-04-16FIXME: platforms: stm32l4: fix all rcc enables, add lptimKarl Palsson1-0/+44
FIXME: LPTIM should be split out, rcc should squish to earlier, as early as we can with other rcc fixes,post the last dev_v2 merge.
2022-04-16rcc: add "disable" methods for low powerKarl Palsson1-0/+5
Some people might like to turn peripherals back off again. We have all the machinery in place, so make it easy for them. Signed-off-by: Karl Palsson <karlp@etactica.com>
2022-04-16stm32f7: Add more peripherals.Vegard Storheil Eriksen1-0/+3
2022-01-26stm32l1: initial support, incompleteKarl Palsson1-0/+18
2022-01-26rcc: stm32wb: add remaining regs and max speed helperKarl Palsson1-9/+26
Max speed on WB is 32MHz HSE to 64MHz PLL. Must ensure that CPU2 doesn't exceed 32MHz though. Adds the remaining RCC registers and bits as well. Most of these are not useful, as you can't really/meaningfully deliver software to CPU2, but some of them are used/required by the ST provided WPAN middleware. Signed-off-by: Karl Palsson <karlp@etactica.com> Signed-off-by: Karl Palsson <karlp@tweak.net.au>
2021-09-16platforms: add stm32wbKarl Palsson1-0/+46
Basic RCC and memory map support. Signed-off-by: Karl Palsson <karlp@etactica.com>
2021-01-26rcc: Generate enables from platform spec.Vegard Storheil Eriksen1-0/+123