From d68a78807e7708c480b2fc9d34e1873714423aae Mon Sep 17 00:00:00 2001
From: Karl Palsson <karlp@etactica.com>
Date: Thu, 16 Sep 2021 10:35:19 +0000
Subject: uart: Add PRESC register on extended v2

L4+, G0, G4, WB and the "newer" parts use the usart-v2 registers, but
add a new register at the end.  Simply make it available for all v2
implementations.

Signed-off-by: Karl Palsson <karlp@etactica.com>
---
 uart/stm32_uart.h | 1 +
 1 file changed, 1 insertion(+)

diff --git a/uart/stm32_uart.h b/uart/stm32_uart.h
index e4902a5..4c2a09d 100644
--- a/uart/stm32_uart.h
+++ b/uart/stm32_uart.h
@@ -24,6 +24,7 @@ struct STM32_UART_reg_v2_t {
 	volatile uint32_t ICR;
 	volatile uint32_t RDR;
 	volatile uint32_t TDR;
+	volatile uint32_t PRESC; // Gx, L4+, Wx etc
 };
 
 template <typename T>
-- 
cgit v1.2.3