blob: 142c12c9420554f552beddedeb180188585ac182 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
|
#pragma once
#include <stdint.h>
#include <mmio/mmio.h>
struct LiteX_Wishbone_DMA_reg_t {
volatile uint32_t BASEH;
volatile uint32_t BASEL;
volatile uint32_t LENGTH;
volatile uint32_t ENABLE;
volatile uint32_t DONE;
volatile uint32_t LOOP;
volatile uint32_t OFFSET;
};
class LiteX_Wishbone_DMA_Reader_t : public mmio_ptr<LiteX_Wishbone_DMA_reg_t> {
public:
using mmio_ptr<LiteX_Wishbone_DMA_reg_t>::ptr;
};
class LiteX_Wishbone_DMA_Writer_t : public mmio_ptr<LiteX_Wishbone_DMA_reg_t> {
public:
using mmio_ptr<LiteX_Wishbone_DMA_reg_t>::ptr;
};
|
