blob: 010d3534fcfbae70bc319c8655a3eaa384168fa6 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
#ifndef SPI_H
#define SPI_H
#include <cstdint>
struct SPI_reg_t {
volatile uint32_t CR1;
volatile uint32_t CR2;
volatile uint32_t SR;
union {
volatile uint32_t DR;
volatile uint8_t DR8;
};
volatile uint32_t CRCPR;
volatile uint32_t RXCRCR;
volatile uint32_t TXCRCR;
volatile uint32_t I2SCFGR;
volatile uint32_t I2SPR;
};
class SPI_t {
public:
SPI_reg_t& reg;
SPI_t(uint32_t reg_addr) : reg(*(SPI_reg_t*)reg_addr) {}
uint8_t transfer_byte(uint8_t out = 0) {
reg.DR8 = out;
while(!(reg.SR & 0x01)) {
}
return reg.DR8;
}
};
#if defined(STM32F1)
static SPI_t SPI1(0x40013000);
static SPI_t SPI2(0x40003800);
static SPI_t SPI3(0x40003c00);
#elif defined(STM32F3)
static SPI_t SPI1(0x40013000);
static SPI_t SPI2(0x40003800);
static SPI_t SPI3(0x40003c00);
#elif defined(STM32F4)
static SPI_t SPI1(0x40013000);
static SPI_t SPI2(0x40003800);
static SPI_t SPI3(0x40003c00);
#elif defined(STM32L0)
static SPI_t SPI1(0x40013000);
#endif
#endif
|
