blob: 2f19116643fcc25b0ead98f658d06df9f96a8ca1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
|
#ifndef DWC_OTG_DEF_H
#define DWC_OTG_DEF_H
#include <stdint.h>
class DWC_OTG_t {
private:
struct DWC_OTG_reg_t {
volatile uint32_t GOTGCTL;
volatile uint32_t GOTGINT;
volatile uint32_t GAHBCFG;
volatile uint32_t GUSBCFG;
volatile uint32_t GRSTCTL;
volatile uint32_t GINTSTS;
volatile uint32_t GINTMSK;
volatile uint32_t GRXSTSR;
volatile uint32_t GRXSTSP;
volatile uint32_t GRXFSIZ;
volatile uint32_t DIEPTXF0;
volatile uint32_t HNPTXSTS;
uint32_t _reserved[2];
volatile uint32_t GCCFG;
volatile uint32_t CID;
uint32_t _reserved1[48];
volatile uint32_t HPTXFSIZ;
volatile uint32_t DIEPTXF1;
volatile uint32_t DIEPTXF2;
volatile uint32_t DIEPTXF3;
};
struct DWC_OTG_dev_reg_t {
volatile uint32_t DCFG;
volatile uint32_t DCTL;
volatile uint32_t DSTS;
uint32_t _reserved;
volatile uint32_t DIEPMSK;
volatile uint32_t DOEPMSK;
volatile uint32_t DAINT;
volatile uint32_t DAINTMSK;
uint32_t _reserved1[2];
volatile uint32_t DVBUSDIS;
volatile uint32_t DVBUSPULSE;
uint32_t _reserved2;
volatile uint32_t DIEPEMPMSK;
};
struct DWC_OTG_dev_iep_reg_t {
volatile uint32_t DIEPCTL;
uint32_t _reserved;
volatile uint32_t DIEPINT;
uint32_t _reserved1;
volatile uint32_t DIEPTSIZ;
uint32_t _reserved2;
volatile uint32_t DTXFSTS;
uint32_t _reserved3;
};
struct DWC_OTG_dev_oep_reg_t {
volatile uint32_t DOEPCTL;
uint32_t _reserved;
volatile uint32_t DOEPINT;
uint32_t _reserved1;
volatile uint32_t DOEPTSIZ;
uint32_t _reserved2[3];
};
union DWC_OTG_fifo_reg_t {
volatile uint32_t reg;
volatile uint32_t buf[1024];
};
public:
DWC_OTG_reg_t& reg;
DWC_OTG_dev_reg_t& dev_reg;
DWC_OTG_dev_iep_reg_t* const dev_iep_reg;
DWC_OTG_dev_oep_reg_t* const dev_oep_reg;
DWC_OTG_fifo_reg_t* const fifo;
DWC_OTG_t(uint32_t reg_addr) :
reg(*(DWC_OTG_reg_t*)reg_addr),
dev_reg(*(DWC_OTG_dev_reg_t*)(reg_addr + 0x800)),
dev_iep_reg((DWC_OTG_dev_iep_reg_t*)(reg_addr + 0x900)),
dev_oep_reg((DWC_OTG_dev_oep_reg_t*)(reg_addr + 0xb00)),
fifo((DWC_OTG_fifo_reg_t*)(reg_addr + 0x1000)) {}
};
#endif
|
