summaryrefslogtreecommitdiff
path: root/interrupt/vectors_clic.cpp.j2
diff options
context:
space:
mode:
authorVegard Storheil Eriksen <zyp@jvnv.net>2021-09-15 23:16:11 +0200
committerVegard Storheil Eriksen <zyp@jvnv.net>2021-09-15 23:16:11 +0200
commit968937d0d937487ab301f017c145889fc0e94692 (patch)
treea62e27423fdc515c71624def636b63b12f06cf57 /interrupt/vectors_clic.cpp.j2
parent9194e871a4590d1118f40ea8dbf1d34e45bc759c (diff)
platforms: Add initial RISC-V/GD32V support.
Diffstat (limited to 'interrupt/vectors_clic.cpp.j2')
-rw-r--r--interrupt/vectors_clic.cpp.j223
1 files changed, 23 insertions, 0 deletions
diff --git a/interrupt/vectors_clic.cpp.j2 b/interrupt/vectors_clic.cpp.j2
new file mode 100644
index 0000000..7f9dd9f
--- /dev/null
+++ b/interrupt/vectors_clic.cpp.j2
@@ -0,0 +1,23 @@
+#include "interrupt.h"
+
+interrupt::vector_t vectors_clic[] = {
+ {% for i in range(interrupts.irq | max + 1 if interrupts.irq else interrupts.internal | max + 1 if interrupts.internal else 0) %}
+ {% if i in interrupts.internal %}
+ interrupt::handler<interrupt::internal::{{ interrupts.internal[i] }}>,
+ {% elif i in interrupts.irq %}
+ interrupt::handler<interrupt::irq::{{ interrupts.irq[i] }}>,
+ {% else %}
+ 0,
+ {% endif %}
+ {% endfor %}
+};
+
+interrupt::vector_t vectors_exception[] = {
+ {% for i in range(interrupts.exception | max + 1 if interrupts.exception else 0) %}
+ {% if i in interrupts.exception %}
+ interrupt::handler<interrupt::exception::{{ interrupts.exception[i] }}>,
+ {% else %}
+ 0,
+ {% endif %}
+ {% endfor %}
+};